Which verification capture’s design intent and not physical layout?
Posted: Thu Jul 14, 2022 11:20 am
a) mask level layout language
b) transistor level layout language
c) circuit description language
d) switch level layout language
b) transistor level layout language
c) circuit description language
d) switch level layout language