a) mask level layout language
b) transistor level layout language
c) circuit description language
d) switch level layout language
Which verification capture’s design intent and not physical layout?
-
answerhappygod
- Site Admin
- Posts: 899604
- Joined: Mon Aug 02, 2021 8:13 am
Which verification capture’s design intent and not physical layout?
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!