a) 1 or Vdd or HIGH state
b) 0 or ground or LOW state
c) High impedance or floating(Z)
d) None of the mentioned
When both nMOS and pMOS transistors of CMOS logic design are in OFF condition, the output is:
-
answerhappygod
- Site Admin
- Posts: 899604
- Joined: Mon Aug 02, 2021 8:13 am
When both nMOS and pMOS transistors of CMOS logic design are in OFF condition, the output is:
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!