I need an explanation as to why the verilog code is a 8-input priority function! Thank you!
-
- Site Admin
- Posts: 899603
- Joined: Mon Aug 02, 2021 8:13 am
I need an explanation as to why the verilog code is a 8-input priority function! Thank you!
Thank you!
Question 1 1 S4S6WNHOSLO SAW23 X 2 4 8 9 LLLLLLLL 10 11 12 13 14 15 16 Emodule 1module (input logic [7:01 a, output logic [7:01 y); always_comb casez (a) 8'b1??????? 8'b01?????? 8'b001???? 8'b00100000; 8'b0001????: y = 8'b00010000; 8'b00001???: y 8¹b00001000; 8'b000001??: y = 8'b00000100; 8'b0000001?: y = 8'b00000010; 8'b00000001: y = 8'b00000001; default: y = 8'b00000000; endcase 17 endmodule 8'b10000000; 8'b01000000; What logic function does the System Verilog module 1module above implement?