A Logic Circuit Style Called Nora Cmos Combines Clocked Cmos C2mos Pipeline Registers Latches And Nora Dynamic Log 1 (58.11 KiB) Viewed 78 times
A Logic Circuit Style Called Nora Cmos Combines Clocked Cmos C2mos Pipeline Registers Latches And Nora Dynamic Log 2 (30.05 KiB) Viewed 78 times
A logic circuit style, called NORA-CMOS, combines clocked CMOS (C2MOS) pipeline registers (latches) and NORA dynamic logic function blocks. Each module consists of a block of combinational logic that can be a mixture of static and dynamic logic, followed by a C2MOS latch. Logic and latch are clocked in such a way that both are simultaneously in either evaluation, or hold (pre-charge) mode. Based on the NORA-CMOS logic circuit architecture, design in the transistor level a pipelined 4-bit carry-ripple adder using PG (propagate and generate) logic, shown in Fig. 2. Through this design, you need to do the following steps: ii. i. Draw the deduced block diagram including the latches, CLK-modules and !CLK-modules. Estimate the table of the operation modes for NORA logic modules. The dynamic combinational logic module and the latch are clocked in such a way that both are simultaneously in either evaluation, or hold (precharge) mode. 111. Design each CLK-module, !CLK-module, and latch in the transistor level.
A4 B4 A3 52 5 GA P4 CA Cout S4 B3 A2 B2 A1 52 5 G3 P3 G₂ P₂ G2:0 G3:0 C₂ C3 S3 Fig. 2 S₂ G₁ P₁ DD B₁ Cin G1:0 C₁ S₁ 207 P Go:0 Co Go
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!