Its inputs are A & B, and its outputs are C and C’. C and C’
should opposing values: C’= NOT(C).
a) Generate a truth table for the latch (hint: find a
known state that doesn’t depend on the previous output to begin
your analysis).
b) Generate a timing diagram for the latch (it should cover all
possibilities discussed in your truth table)
c) Can you identify any “actions” for this latch? Label them on
your truth table and timing diagram.
d) Compare this latch to the RS Latch; list their similarities
and differences
- The Following Sequential Logic Circuit Is A Latch Its Inputs Are A B And Its Outputs Are C And C C And C Should O 1 (14.08 KiB) Viewed 22 times