Mailings Review View E. TEH Diatal Logic Desien Lab & DeMore's Theorem Due Date: 11:5pm on the day of the experiment. La

Business, Finance, Economics, Accounting, Operations Management, Computer Science, Electrical Engineering, Mechanical Engineering, Civil Engineering, Chemical Engineering, Algebra, Precalculus, Statistics and Probabilty, Advanced Math, Physics, Chemistry, Biology, Nursing, Psychology, Certifications, Tests, Prep, and more.
Post Reply
answerhappygod
Site Admin
Posts: 899603
Joined: Mon Aug 02, 2021 8:13 am

Mailings Review View E. TEH Diatal Logic Desien Lab & DeMore's Theorem Due Date: 11:5pm on the day of the experiment. La

Post by answerhappygod »

Mailings Review View E Teh Diatal Logic Desien Lab Demore S Theorem Due Date 11 5pm On The Day Of The Experiment La 1
Mailings Review View E Teh Diatal Logic Desien Lab Demore S Theorem Due Date 11 5pm On The Day Of The Experiment La 1 (27.07 KiB) Viewed 22 times
Mailings Review View E Teh Diatal Logic Desien Lab Demore S Theorem Due Date 11 5pm On The Day Of The Experiment La 2
Mailings Review View E Teh Diatal Logic Desien Lab Demore S Theorem Due Date 11 5pm On The Day Of The Experiment La 2 (27.07 KiB) Viewed 22 times
Mailings Review View E Teh Diatal Logic Desien Lab Demore S Theorem Due Date 11 5pm On The Day Of The Experiment La 3
Mailings Review View E Teh Diatal Logic Desien Lab Demore S Theorem Due Date 11 5pm On The Day Of The Experiment La 3 (27.07 KiB) Viewed 22 times
Mailings Review View E Teh Diatal Logic Desien Lab Demore S Theorem Due Date 11 5pm On The Day Of The Experiment La 4
Mailings Review View E Teh Diatal Logic Desien Lab Demore S Theorem Due Date 11 5pm On The Day Of The Experiment La 4 (28.4 KiB) Viewed 22 times
Mailings Review View E Teh Diatal Logic Desien Lab Demore S Theorem Due Date 11 5pm On The Day Of The Experiment La 5
Mailings Review View E Teh Diatal Logic Desien Lab Demore S Theorem Due Date 11 5pm On The Day Of The Experiment La 5 (49.52 KiB) Viewed 22 times
Mailings Review View E. TEH Diatal Logic Desien Lab & DeMore's Theorem Due Date: 11:5pm on the day of the experiment. Late Submission Cutoff Oute (with late penalties) Saturday 11:58pm e I Chiective To verify DeMorgan's theorem to Boolean algebra and impleme Esiment Nanded 1. Power Supply (presented in Lab) 2. Logic Probe/LED (presented in Lab 1) 3. Switches with 100 Ohm pull-down resistor 4. KC for NOT, NAND, NOR of an IC, such as NOR is not available then y to get the same functionality They Donerga's en peits conversion of logic thus OR NOR AND NANDANDINAND OR NOR Deng's first the X-XY Here X-AY (A ps that the complement of the product of complets. Fig4 is the goal ng of Diges fint The LBS of eption Impos NOR and Sof pation press bel AND D NORG B AND G Figle des that the gate to bud AND gpm poco AB-A 11 P E 888 N D; N F % 50 6 1 T Y b FA 3:0 AC Auth No Spacing using logic gates OR followed by a NOT gate 49 #T & A 7 V 8 A 9 DI F Aa BB Hear E 9

ĐƯỢC DIEN AastCcO No Spacin It says complement of a product equals the sum of the complements Fig45 is the graphical meaning of Demorgan's second thouros LHS of equation 11 sepresents output of a NAND pne RHS of equation il represents output of bubblef OR gate This equation Il represents NAND equivalent to a labdded OR D NAND G Babbled NOR Gale Logethegram and Tra 14 888 F4 ▷ FS Figh XV-XY Fiel XY-1-47 Fall F6 XVEXY LOXNE OCCH DE KUKKI da DI

Procedure 1. Determine which ICs are required to implement the functions given above. 2. Find the datasheet of the ICs online by searching the part number. As an example, 74LS08 https://www.futurlec.com/741S/741508.shtml 3. Use the datasheet to confirm the pin diagram of the IC, its function table, and operating conditions such as typical value of VCC and its absolute maximum ratings. Ensure that your operating conditions are within the limits given in the datasheets. 4. Place the ICs on the breadboard. 5. Connect +5V to pin #14, and GND to pin #7 of the ICs. 6. Connect the required number of switches to act as input, using a pull-down resistor. 7. Connect an LED between each output and ground through a resistor. 8. Connect power supply to the breadboard and turn It ON. 9. Observe the outputs. Do they match your expected output? 10. Change the Input combinations to verify if the truth table is correct. 11. For the lab report, take a picture of the hardware (including IC, Switches, and LEDs) providing evidence that the DeMorgan's Theorem works as expected. Lab Report 1. Prepare your report on an MS Word file. Do not forget to write your Name and student number. 2. Change the layout orientation of your Word File to Landscape' so that large sized pictures could be inserted In the file. 3. If the experiment uses hardware, then use your smartphone to take a picture of the complete circuit in working condition. a. Give different inputs to the circult and take pictures that show both the inputs and the outputs. b. Include as many pictures as necessary to show the working of the circult. 4. If the experiment uses a simulator, then take screenshots of the whole screen. a. The screenshot must cover the whole screen and it should include the simulator window, along with the time and date shown by Windows at the bottom of the screen. b. Include as many screenshots as necessary to show the working of your simulation. 4
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!
Top
Post Reply

Return to “Archived Questions & Answers”