- Verilog Problem 1 (76.83 KiB) Viewed 51 times
verilog problem:
-
answerhappygod
- Site Admin
- Posts: 899604
- Joined: Mon Aug 02, 2021 8:13 am
verilog problem:
verilog problem:
Create a 4-bit wide, 8-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc, then decode the output to ASCII code(lecture_17_decoders P15) AG As B MUX A4 - Az INPUTS 8 To 1 ROM E .Az F - A1 . Aa H S1 S2 S3 Input Selecter Line
Create a 4-bit wide, 8-to-1 multiplexer. sel=0 chooses a, sel=1 chooses b, etc, then decode the output to ASCII code(lecture_17_decoders P15) AG As B MUX A4 - Az INPUTS 8 To 1 ROM E .Az F - A1 . Aa H S1 S2 S3 Input Selecter Line
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!