8 52 +9.2s + 26.5 Figure 3: block diagram for open loop system Using the root locus method design your PID controller 1.
-
answerhappygod
- Site Admin
- Posts: 899604
- Joined: Mon Aug 02, 2021 8:13 am
8 52 +9.2s + 26.5 Figure 3: block diagram for open loop system Using the root locus method design your PID controller 1.
8 52 +9.2s + 26.5 Figure 3: block diagram for open loop system Using the root locus method design your PID controller 1.2. Criteria and Constraints • The steady state error should be zer • The rise time should be less than 2 seconds • The settling time should be less than 5 seconds The overshoot should be less than 15%
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!