S А HLSM Inputs: C, A (8), S (8) Outputs: d Variables: tot (8) tot_ld tot_clr id D cir tot_reg Q d=04 tot = 5 Noo Init W

Business, Finance, Economics, Accounting, Operations Management, Computer Science, Electrical Engineering, Mechanical Engineering, Civil Engineering, Chemical Engineering, Algebra, Precalculus, Statistics and Probabilty, Advanced Math, Physics, Chemistry, Biology, Nursing, Psychology, Certifications, Tests, Prep, and more.
Post Reply
answerhappygod
Site Admin
Posts: 899604
Joined: Mon Aug 02, 2021 8:13 am

S А HLSM Inputs: C, A (8), S (8) Outputs: d Variables: tot (8) tot_ld tot_clr id D cir tot_reg Q d=04 tot = 5 Noo Init W

Post by answerhappygod »

 1
1 (135.59 KiB) Viewed 49 times
S А HLSM Inputs: C, A (8), S (8) Outputs: d Variables: tot (8) tot_ld tot_clr id D cir tot_reg Q d=04 tot = 5 Noo Init Wait Add tot = tot -A tot = 0 Ic && (tot <s) !c && !(tot <S) DispSoda d = 1 (tot == S) DispChange change = 1 А B 8-bit comparator It eg A B 8-bit adder S tot its tot_eq_spatapath 1-3) Which outputs of the magnitude comparator are used? 4-6) Which datapath output is needed to support the comparison tot<S? 7-9) If the HLSM is in state DispSoda, tot is 100, and Sis 100, what is the next state? 10-12) In state DispChange, instead of detecting change = 1, if the HLSM is modified to compute the change value, which components need to be added to the datapath? Data operation in state DispChange: CVal = tot - S 1. only It 2. It and eq 3. gt 4. tot_lt_s 5. tot_ld 6. tot_lt_eq 7. DispChange 8. Wait 9. Init 10. Only a subtractor 11. A subtractor and a register 12. A subtractor, a register, and a comparator
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!
Post Reply