1. Introduction In this lab, we are going to study the basic sequential logic circuit (J-K Flip-flop, D Flip-flop and T

[answerhappygod]

1 Introduction In This Lab We Are Going To Study The Basic Sequential Logic Circuit J K Flip Flop D Flip Flop And T 1 (30.91 KiB) Viewed 36 times

1 Introduction In This Lab We Are Going To Study The Basic Sequential Logic Circuit J K Flip Flop D Flip Flop And T 2 (45.41 KiB) Viewed 36 times

1. Introduction In this lab, we are going to study the basic sequential logic circuit (J-K Flip-flop, D Flip-flop and T Flip- flop). Especially, we are going to study how to convert from one type of FF to the other type. We are going to evaluate its functionality using the OrCAD and PSpice. 2. Logic components 7408 (Quad 2-input AND gate), 7432 (Quad 2-input OR gate). 7404 (Hex Inverter), 7474 (Dual D Flip-Flop). 7476 (Dual J-K Flip-Flop) 3. Familiarization of J-K Flip-flop • Consult the attached data sheet of IC 74LS76A (shown in Appendix), which offers individual J, K, Clock Pulse, Direct Set/Preset and Direct Clear inputs. • Use no more than one sentence to describe the functions of the following pins: ►K CP SD
4.2 Conversion of a J-K flip-flop to a T-type flip-flop Design and simulate a T-type flip-flop from a J-K flip-flop with logic gates, and verify your design by going through the following truth table. Input T Output Q(t+1) 000 O'CO) Q(6) 0 1 ୧'(e) The test stimuli can be generated by defining the following signal timings as follows, CLK T nPRE NCLR Stimulus: Signal: COMMAND1 COMMAND2 Ons 0 Ons 1 Ons 0 Ons 0 250ns 1 50ns 1 50ns 1 COMMAND3 100ns 1 200ns 0 300ns 1 450ns 0 950ns 0 750ns 0 COMMAND4 650ns 1 1050ns 1 850ns 1 COMMANDS 400ns 0 COMMANDE 500ns 1 COMMANDO 600ns 0 COMMANDE 700ns 1 where, CLK-Clock signal input to the flip-flop T-T signal input to the flip-flop nPRE - Direct Set/Preset input to the flip-flop nCLR - Direct Clear input to the flip-flop consider using DigClock instead of hardcoding the STIM1 source, like the lecture demo.