a) The clock pulse is LOW
b) The clock pulse is HIGH
c) The clock pulse transitions from LOW to HIGH
d) The clock pulse transitions from HIGH to LOW
On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________
-
answerhappygod
- Site Admin
- Posts: 899604
- Joined: Mon Aug 02, 2021 8:13 am
On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!