Need VHDL code. Thanks:
b) Exercise: Design of Arbiter Circuit Assume that there are three devices in the system, called device 1, device 2, and device 3. It is easy to see how the FSM can be executed to handle more devices. The request signals are named x1, x2 and x3 and the grant signals are called y1, y2 and y3. The devices are assigned a priority level such that device 1 has the highest priority, device 2 has the next highest, and device 3 has the lowest priority. Thus if more than one request signal is asserted when the FSM assigns a grant, the grant is given to the requesting device that has the highest priority. Figure 2 depicted a state diagram of FSM for the arbiter circuit. Write a VHDL code for the arbiter circuit based on the state diagram in Figure 2 and simulate the result. X1=0 X2=0 X3=0 Reset SO X1=0 X1=1 rity S1 Y1 = 1 X2=0 X1=0 X2=1 X1=0 X2=0 X3=1 X1=1 Sż Y2 = 1 X3=0 X2=1 S3 Y3 = 1 X3=1 Figure 2: State diagram for the Arbiter
Need VHDL code. Thanks:
-
answerhappygod
- Site Admin
- Posts: 899604
- Joined: Mon Aug 02, 2021 8:13 am
Need VHDL code. Thanks:
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!