a) prefetch stage
b) D1 (first decode) stage
c) D2 (second decode) stage
d) execution stage
The stage in which the CPU generates an address for data memory references in this stage is
-
answerhappygod
- Site Admin
- Posts: 899604
- Joined: Mon Aug 02, 2021 8:13 am
The stage in which the CPU generates an address for data memory references in this stage is
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!