a) 1
b) 2
c) 3
d) 4
The number of idle states (Ti), that is allowed between two INTA cycles, to meet the 8259A speed and cascade address out
-
answerhappygod
- Site Admin
- Posts: 899604
- Joined: Mon Aug 02, 2021 8:13 am
The number of idle states (Ti), that is allowed between two INTA cycles, to meet the 8259A speed and cascade address out
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!