Problem #3 Cache block size (B) can affect both miss rate and miss latency. Assuming a machine with a base CPI of 1, and

Business, Finance, Economics, Accounting, Operations Management, Computer Science, Electrical Engineering, Mechanical Engineering, Civil Engineering, Chemical Engineering, Algebra, Precalculus, Statistics and Probabilty, Advanced Math, Physics, Chemistry, Biology, Nursing, Psychology, Certifications, Tests, Prep, and more.
Post Reply
answerhappygod
Site Admin
Posts: 899603
Joined: Mon Aug 02, 2021 8:13 am

Problem #3 Cache block size (B) can affect both miss rate and miss latency. Assuming a machine with a base CPI of 1, and

Post by answerhappygod »

Problem 3 Cache Block Size B Can Affect Both Miss Rate And Miss Latency Assuming A Machine With A Base Cpi Of 1 And 1
Problem 3 Cache Block Size B Can Affect Both Miss Rate And Miss Latency Assuming A Machine With A Base Cpi Of 1 And 1 (34.09 KiB) Viewed 11 times
Problem 3 Cache Block Size B Can Affect Both Miss Rate And Miss Latency Assuming A Machine With A Base Cpi Of 1 And 2
Problem 3 Cache Block Size B Can Affect Both Miss Rate And Miss Latency Assuming A Machine With A Base Cpi Of 1 And 2 (34.09 KiB) Viewed 11 times
Problem #3 Cache block size (B) can affect both miss rate and miss latency. Assuming a machine with a base CPI of 1, and an average of 1.35 references (both instruction and data) per instruction, find the block size that minimizes the total miss latency given the following miss rates for various block sizes. 8: 4% 16: 3% 32: 2% 64: 1.5% 128: 1% 1- What is the optimal block size for a miss latency of 20 ×B cycles? 2- What is the optimal block size for a miss latency of 24+B cycles? 3- For constant miss latency, what is the optimal block size?
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!
Top
Post Reply

Return to “Archived Questions & Answers”