Question 3 (total 40 marks) Let F(A,B,C,D) = A B +ĀT + D)(A + D) G(A,B,C,D) = B(CD+ĀD) +BD (c) (4 marks) Find the gate i

Business, Finance, Economics, Accounting, Operations Management, Computer Science, Electrical Engineering, Mechanical Engineering, Civil Engineering, Chemical Engineering, Algebra, Precalculus, Statistics and Probabilty, Advanced Math, Physics, Chemistry, Biology, Nursing, Psychology, Certifications, Tests, Prep, and more.
Post Reply
answerhappygod
Site Admin
Posts: 899603
Joined: Mon Aug 02, 2021 8:13 am

Question 3 (total 40 marks) Let F(A,B,C,D) = A B +ĀT + D)(A + D) G(A,B,C,D) = B(CD+ĀD) +BD (c) (4 marks) Find the gate i

Post by answerhappygod »

Question 3 Total 40 Marks Let F A B C D A B At D A D G A B C D B Cd Ad Bd C 4 Marks Find The Gate I 1
Question 3 Total 40 Marks Let F A B C D A B At D A D G A B C D B Cd Ad Bd C 4 Marks Find The Gate I 1 (84.06 KiB) Viewed 56 times
Question 3 (total 40 marks) Let F(A,B,C,D) = A B +ĀT + D)(A + D) G(A,B,C,D) = B(CD+ĀD) +BD (c) (4 marks) Find the gate input cost (including the cost for inverters) for the implementation of F and G respectively using your results in part (b) above. (d) In hierarchical approach, Boolean functions F and G are implemented using three copies of a hierarchical component represented by Boolean function H(X,Y,Z). (i) (6 marks) By identifying patterns in F and G (note that negated subexpressions may be part of the pattern), write down the Boolean expression for the hierarchical function H, and draw the logic circuit diagram of such hierarchical component. (ii) (4 marks) Express Fusing H. Do the same for G. (iii) (3 marks) Draw a schematic diagram to show the hierarchical implementation of F and G. (iv) (3 marks) Find the gate input cost (not counting the cost for inverters) for the implementation of F and G respectively using your results in part (iii) above.
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!
Post Reply