Q4. (28') The following table mentions the list of interrupt events associated with Timer_A0 of MSP430. Event Bits Vecto

[answerhappygod]

Q4 28 The Following Table Mentions The List Of Interrupt Events Associated With Timer A0 Of Msp430 Event Bits Vecto 1 (48.03 KiB) Viewed 83 times

Q4. (28') The following table mentions the list of interrupt events associated with Timer_A0 of MSP430. Event Bits Vector MSP430 Policy Rollback-to-zero TAIE/TAIFG in TACTL A1 Programmer clears the flag Channel 1 CCIE/CCIFG in TACCTLI (shared vector) Channel 2 CCIE CCIFG in TACCTL2 Channel 0 CCIE/CCIFG in TACCTLO А0 Hardware clears the flag (non-shared vector) It shows, Timer_A0 has three channels (0, 1, 2), each of which can trigger an interrupt. Now, suppose Timer_20 is configured to use ACLK, divided by 1, up mode (TAOCCRO = 1024), and TAR is reset at the beginning. a. If we want to use the interrupt caused by channel 0, what will be the value of TAR when the CCIFG is asserted? Which vector should the start address of ISR be linked to? b. If we want to use the interrupt caused by channel 1, what will be the value of TAR when the CCIFG is asserted? Which vector should the start address of ISR be linked to? C. If we want to use the interrupt caused by channel 2, what will be the value of TAR when the CCIFG is asserted? Which vector should the start address of ISR be linked to? d. If we want to use the interrupt caused by the rollback-to-zero event, what will be the value of TAR when the TAIFG is asserted? Which vector should the start address of ISR be linked to?