Listing B2a - Complete the listing below. Question B2 module QB2a_Counter{input Clk, Bst, output QO, Q1, Q2, Q3); wire D

Business, Finance, Economics, Accounting, Operations Management, Computer Science, Electrical Engineering, Mechanical Engineering, Civil Engineering, Chemical Engineering, Algebra, Precalculus, Statistics and Probabilty, Advanced Math, Physics, Chemistry, Biology, Nursing, Psychology, Certifications, Tests, Prep, and more.
Post Reply
answerhappygod
Site Admin
Posts: 899603
Joined: Mon Aug 02, 2021 8:13 am

Listing B2a - Complete the listing below. Question B2 module QB2a_Counter{input Clk, Bst, output QO, Q1, Q2, Q3); wire D

Post by answerhappygod »

Listing B2a Complete The Listing Below Question B2 Module Qb2a Counter Input Clk Bst Output Qo Q1 Q2 Q3 Wire D 1
Listing B2a Complete The Listing Below Question B2 Module Qb2a Counter Input Clk Bst Output Qo Q1 Q2 Q3 Wire D 1 (85.04 KiB) Viewed 58 times
Listing B2a - Complete the listing below. Question B2 module QB2a_Counter{input Clk, Bst, output QO, Q1, Q2, Q3); wire DO, D1, D2, D3; Table B2a shows the output sequence of a synchronous counter. The counter outputs, 'Q3_Q0', are cleared to logic-O asynchronously, by asserting the 'Rsť input. With 'Rst' at logic-0, the counter outputs change on the positive-edge of the 'Cik input. Upon reaching output state <Q3, Q2, Q1, QO> = <1, 0, 0, 0>, the counter returns to state <0, 0, 0, 1> and repeats the sequence as long as 'Rst is negated. DFF DFFO(.....); DFF DFF1......); DFF DFF2......); DFF DFF3......); (a) Design a synchronous counter to implement the behaviour shown in table B2a, making use of the flip-flop shown in figure B2a (assume that clear (CLR) inputs is active-high). Fully record all design steps and draw labelled logic diagram of your design. (14 marks) assign DO = assign D1 = assign D2 = assign D3 = D QH CIK o endmodule Figure B2a (8 marks) Figure B2b shows a digital clock waveform. Making use of the following Verilog-HDL keywords: The counter designed in part (a) is to be described using the Verilog-HDL. Listing B2a below shows an incomplete description of the counter. Making use of module-instantiation statements 1/module header for D-type Flip-flop with asynchronous clear module DEEC(input D, CLK, CLR, output 0); begin end initial forever (b) Fill in the missing text (indicated by the dotted lines) required to complete the description of the counter Write down a sequential block to generate a continuous clock on signal CIK, given the declarations: "timescale 1 ns/ 1 ns reg Clk; Rst 1 0 50 ns 50ns 0 0 Clk Q, Q, Q, Q. X 0 0 0 0 0 0 0 1 0 0 1 1 0 1 1 1 1 1 1 1 A 1 1 1 0 1 1 0 0 4 1 0 0 0 Table B2a 0 Ons 0 Figure B2b 0 0 (3 marks) [B2 total: 25 marks]
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!
Post Reply