of CMOS 0.35 μm CMOS process. From the
simulation fix the NMOS and
the PMOS transistors aspect ratio in
such a way that approximately equal rise
and fall time is obtained. Use
Microwind to do the layout of the NAND gate using the above aspect
ratios of the transistors.
Check the circuit, for design rule violation and then
Simulate the circuit from Microwind and check the functionality of
your circuit.
of CMOS 0.35 μm CMOS process. From the simulation fix the NMOS and the PMOS transistors aspect ratio in such a way that
-
answerhappygod
- Site Admin
- Posts: 899604
- Joined: Mon Aug 02, 2021 8:13 am
of CMOS 0.35 μm CMOS process. From the simulation fix the NMOS and the PMOS transistors aspect ratio in such a way that
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!