Question 2. The following is a full adder and a D flip-flop with an asynchronous reset resetn. The input for this circui

[answerhappygod]

Question 2 The Following Is A Full Adder And A D Flip Flop With An Asynchronous Reset Resetn The Input For This Circui 1 (45.56 KiB) Viewed 25 times

I need to know how I can plot the timing diagram manually
without using a simulation tool like modelsim. And also detailed
explanations and not just the answer. Thanks.
Question 2. The following is a full adder and a D flip-flop with an asynchronous reset resetn. The input for this circuit is a clk, resetn, a and b and the output is s. clk Full Adder x y FA din 44 S resetn b cout cout D D Q clk lo O resetn cout a) Complete the timing diagram by drawing the output waveforms of the full adder and the D flip- flop. b) Write the Verilog code for the circuit shown in question 3.