00 M M "Reset a) "Sou" Input is b) (W/L)A- (A or B) lo MAM, M M B sketches an SR flip-flop fabricated in process for whi

[answerhappygod]

00 M M Reset A Sou Input Is B W L A A Or B Lo Mam M M B Sketches An Sr Flip Flop Fabricated In Process For Whi 1 (30.83 KiB) Viewed 14 times

00 M M "Reset a) "Sou" Input is b) (W/L)A- (A or B) lo MAM, M M B sketches an SR flip-flop fabricated in process for which you = 3.Cox = 0.3mA/V, V = -V= 0.5V, and VDD 1.5V. The inverters have ().- (), = 1. The two NMOS transistors in the set-reset circuit ( QA and QB ) have equal W/L ratios. (a) (10 points) Which is the "reset" input, A or B? (b) (15 points) Determine the minimum value required for (W) ratio needed to ensure that circuit (A,B will be capable of forcing a reduction on Vy from Vpp to Vpp/3. Assume that V remains at OV during this process and that the gate of transistor Mais VGA = VDD-