27. What is common name for the circuit implemented by the following verilog code? module something (a,b,c,d,e,f); input
Posted: Fri Apr 29, 2022 9:12 am
27. What is common name for the circuit implemented by the following verilog code? module something (a,b,c,d,e,f); input b, c, d, e, f; output 17:0] a; reg (7:0) a; always @ (posedge b) begin if (c) begin a <= 8'do ; end else if (d) begin case (e) 0: a <= {a[6:0], f}; 1: a <= {f, a [7:1]}; endcase end else begin a <= a; end end endmodule (a) linear feedback shift register (b) parallel in serial out register (c) priority shift register (d) bidirectional shift register