22. SRAM based FPGAs: (a) are volatile (b) are low power (c) are one time programmable I (d) are low cost per part 23. F
Posted: Fri Apr 29, 2022 9:12 am
22. SRAM based FPGAs: (a) are volatile (b) are low power (c) are one time programmable I (d) are low cost per part 23. For the following timing circuit with Tsetup = 30ps, Thold = –20ps and TCHQV 20ps. If both combinational blocks have a minimum delay of 400ps and a maximum delay of 800ps, how large could delay3 become and the circuit still operate correctly? 400MHz +/-1% -200p < delay3 < 200p -100p <delay2 < 100p -200p < delay1 < 100p CLK CLK CLK D D D D Comb Logic D D Comb Logic2 D D D D D D (a) 500ps (b) 300ps (c) 540ps (d) 340ps