Answer Happy

37. Why do we care about metastability for a doubled flopped asynchronous input to a synchronous digital circuit? (a) may limit maximum operating frequency (b) may cause false clock edges (c) may increase clock skew (d) may cause hazards 38. A disadvantage of using pipelining in circuits is: (a) increased hold time violations (b) increased operating frequency (e) all answers are correct (a) increased power consumption 39. How many LUTs would be required to implement a 4 to 1 mux using an FPGA that contains 8xl element LUTS? (a) 3 (b) 1 (c) 2 (d) 4