Page 1 of 1
- 7. For the following clock gating circuit with TPD 50ps for the AND gate with the clock input and flip-flop parameters
Posted: Fri Apr 29, 2022 9:05 am
by answerhappygod
- 7 For The Following Clock Gating Circuit With Tpd 50ps For The And Gate With The Clock Input And Flip Flop Parameters 1 (2.22 MiB) Viewed 22 times
- 7. For the following clock gating circuit with TPD 50ps for the AND gate with the clock input and flip-flop parameters TSETUP 30ps, Thold = –20ps, TCHQV 10ps and the clock frequency equal to 2GHz. The value of TPDMAX for the AND gate that generates the enable signal will be? counter D ФС CLK ENABLE tpD+ CLK INPUT EN 1D С CLK C1 CLK (a) Ops (b) -50ps (c) 490ps (d) 460ps