a) (5 pts) If there is significant noise on a critical path through your circuit what is a good approach for reducing th
Posted: Fri Apr 29, 2022 8:53 am
a) (5 pts) If there is significant noise on a critical path through your circuit what is a good approach for reducing the noise? What might be the benefit(s) of reducing the noise? b) (5 pts) If there is a long interconnection pathway to drive several parts of a circuit (such as a clock or long interconnect) what might you need to do to improve performance? c) (5 pts) If there is excessive power consumption coming from part of your circuit what are some strategies for mitigating the power draw assuming buffering and fan-out-of-four have already been optimized? d) (5 pts) Draw a block diagram of a 2-bit counter (cycles 00 -> 01 -> 10 -> 11 -> 00) showing how the sequential logic might be implemented. What might be the critical path?