If correct. I will give thumbs up! Please dont copy wrong
answers. It is not 700ps
Consider the circuit shown below, all the transistors have on-resistance of 5k. Assume all the capacitors and the output Y are initially pre-charged to Vdd. Identify the logic states of the inputs for the worst-case (highest) output fall time, and use Elmore delay method to calculate the output fall time. PMOS network Y C=40fF 10fF= B- 5fF= -E +10FF 850ps 770ps 700ps 750ps
Consider the circuit shown below, all the transistors have on-resistance of 5k. Assume all the capacitors and the output
-
answerhappygod
- Site Admin
- Posts: 899604
- Joined: Mon Aug 02, 2021 8:13 am
Consider the circuit shown below, all the transistors have on-resistance of 5k. Assume all the capacitors and the output
Join a community of subject matter experts. Register for FREE to view solutions, replies, and use search function. Request answer by replying!