V. S M R RB2 JE E B2 + VJT VBB + - Bi с VE + RB1 V81 - - - = Design the triggering circuit of Figure 17.15a. The param
Posted: Fri Apr 29, 2022 8:26 am
- 1 (41.88 KiB) Viewed 20 times
- 2 (130.76 KiB) Viewed 20 times
- 3 (40.7 KiB) Viewed 20 times
- 4 (106.83 KiB) Viewed 20 times
V. S M R RB2 JE E B2 + VJT VBB + - Bi с VE + RB1 V81 - - -
= Design the triggering circuit of Figure 17.15a. The parameters of the UJT are V, = 30 V, n = 0.51, lp = 10 MA, V, = 3.5 V, and I, = 10 mA. The frequency of oscillation is f = 60 Hz, and the uA width of the triggering pulse is tg = 50 us. Assume VD = 0.5. = = р =
+VS w R R1 M Anode Gate + + PUT V w VA С + R2 VG - RK VRK (b) Circuit
= s Design the triggering circuit of Figure 17.16b. The parameters of the PUT are V, = 30 V and Io = 1 mA. The frequency of oscillation is f = 60 Hz. The pulse width is tg = 50 us, and the peak triggering voltage is Vrk = 10 V. = = 8