A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position for each cl
Posted: Thu Jul 14, 2022 12:02 pm
a) Right, one
b) Right, two
c) Left, one
d) Left, three
b) Right, two
c) Left, one
d) Left, three