What gate is placed between clock input and the input of AND gate to convert a positive level triggered flip – flop to a
Posted: Thu Jul 14, 2022 11:50 am
a) NOR gate
b) NOT gate
c) Buffer
d) NAND gate
b) NOT gate
c) Buffer
d) NAND gate