Page 1 of 1
Problem 1: Consider a D-Latch shown in the figure below. Find the maximum size of pull-up PMOS transistors at which D-La
Posted: Tue Apr 26, 2022 2:00 pm
by answerhappygod
- Problem 1 Consider A D Latch Shown In The Figure Below Find The Maximum Size Of Pull Up Pmos Transistors At Which D La 1 (38.33 KiB) Viewed 45 times
Problem 1: Consider a D-Latch shown in the figure below. Find the maximum size of pull-up PMOS transistors at which D-Latch can be written successfully. Consider a CMOS technology where VDD = 1 V, un/p = 2 and VTHN = VTHP = 0.4 V. The channel length modulation constant (a) of both NMOS and PMOS is 0.1. Assume NMOS at the access port are sized equally with W/L = 3. Also, assume that the trip point of cross-coupled inverters is VDD/2. VDD CLK CLK Db