Page 1 of 1

In the sample and hold circuit, the period during which the voltage across capacitor is equal to input voltage

Posted: Thu Jul 14, 2022 10:03 am
by answerhappygod
a) Sample period
b) Hold period
c) Delay period
d) Charging period