Which exception can be masked by clearing the EE bit to zero in the MSR?
Posted: Thu Jul 14, 2022 9:18 am
a) synchronous imprecise
b) synchronous precise
c) asynchronous imprecise
d) asynchronous precise
b) synchronous precise
c) asynchronous imprecise
d) asynchronous precise