How instructions and data are accessed to pipeline stages of 80486 processor?
Posted: Thu Jul 14, 2022 9:11 am
a) Through internal unified cache
b) Through external unified cache
c) Through external cache
d) Through multiple caches
b) Through external unified cache
c) Through external cache
d) Through multiple caches