For deriving chip selects of isolated memory or IO devices, the gates that are traditionally used are
Posted: Thu Jul 14, 2022 8:38 am
a) NOR and NAND
b) NAND and NOT
c) NOT and NOR
d) AND, OR and NOT
b) NAND and NOT
c) NOT and NOR
d) AND, OR and NOT