Which of the following is not a stage of pipeline of a RISC processor?
Posted: Thu Jul 14, 2022 8:38 am
a) read registers and decode the instructions
b) fetch instructions from registers
c) write result into a register
d) access an operand in data memory
b) fetch instructions from registers
c) write result into a register
d) access an operand in data memory