The stage in which the CPU generates an address for data memory references in this stage is
Posted: Thu Jul 14, 2022 8:38 am
a) prefetch stage
b) D1 (first decode) stage
c) D2 (second decode) stage
d) execution stage
b) D1 (first decode) stage
c) D2 (second decode) stage
d) execution stage