The stage in which the CPU fetches the instructions from the instruction cache in superscalar organization is
Posted: Thu Jul 14, 2022 8:38 am
a) Prefetch stage
b) D1 (first decode) stage
c) D2 (second decode) stage
d) Final stage
b) D1 (first decode) stage
c) D2 (second decode) stage
d) Final stage