The on-chip cache is controlled by
Posted: Thu Jul 14, 2022 8:38 am
a) Cache disable(CD)
b) No write through(NW)
c) Cache disable and No write through
d) None of the mentioned
b) No write through(NW)
c) Cache disable and No write through
d) None of the mentioned