Page 1 of 1

If Clock Mode (CM) input pin is held low, then the CLK input is divided by

Posted: Thu Jul 14, 2022 8:34 am
by answerhappygod
a) 1
b) 2
c) 3
d) 4