Answer Happy

Posted: **Tue Jul 12, 2022 8:38 am**

: Ii Ii Design The Multiplexer Using Tri State Logic Using The Equation In Q5 A I 5 Marks Describe The Operation 1 (19.49 KiB) Viewed 28 times

(ii) (ii) Design the multiplexer using tri-state logic using the equation in Q5(a)(i). (5 marks) Describe the operation of the designed circuit in Q5(a)(ii) at transistor level when the input S is at logic 1. (6 marks) Do 0 D₁-1 6-Y S Figure Q5(a)