Page 1 of 1
(a) List TWO (2) each of advantages and disadvantages in designing a logic circuit at transistor level using dynamic met
Posted: Tue Jul 12, 2022 8:35 am
by answerhappygod
- A List Two 2 Each Of Advantages And Disadvantages In Designing A Logic Circuit At Transistor Level Using Dynamic Met 1 (33.9 KiB) Viewed 32 times
(a) List TWO (2) each of advantages and disadvantages in designing a logic circuit at transistor level using dynamic method. (6 marks) (b) Analyse the stick diagram as shown in Figure Q2(b). (i) Transform the stick diagram into the equivalent schematic circuit at transistor level. (10 marks) (ii) Determine the Boolean equation representing the output Y. (4 marks)