14. <22 pts> Given a tag size = 6 bits, index = 8 bits, block offset = 4 bits a 2-way set associative cache, and this li

[answerhappygod]

14. <22 pts> Given a tag size = 6 bits, index = 8 bits,block offset = 4 bits a 2-way set associative cache, and this listof addresses and read size, answer the following questions. Assumethe cache is completely empty. At each line, that read occurs andis additive. So at line #3, assume lines #1 and #2 have beenexecuted.
\ ***
\ NOTE: All answers in hex, no need to use the "ox"indicator, just the hex digits.
\ ***
\ (len) Address Tag V Index1 V Index2
\ #1 (7) 0x342EB | 0 | 0 |
\ #2 (5) 0x2A2E1 | 0 | 0 |
\ #3 (3) 0x342DE | 0 | 0 |
\ #4 (7) 0x1F2DF | 0 | 0 |
\ #5 (4) 0x1F2CC | 0 | 0 |
\ #6 (9) 0x172D8 | 0 | 0 |
14.a. ( 4.0 pts) In line #1, 7 bytes arerequired but the cache is empty, so the data comes from mainmemory. How many bytes must be written to the cache?
14.b. ( 3.0 pts) When the 5 bytes are readstarting at the address in Line #2 is it a hit or miss?
14.c. ( 3.0 pts) Then 3 bytes at the addressin Line #3 are read. Which cache rows are accessed? There are two.Format: row# in hex, row # in hex
14.d. ( 3.0 pts) Line #3 results in one missand one hit assuming line #1 and line #2 accesses have occurred.What is the full address of the hit?
14.e. ( 3.0 pts) Line #4 results in acompulsory miss and a replace. What are the tag and index valuesfor the miss? (Format: tag, index)
14.f. ( 3.0 pts) Line #4 results in acompulsory miss and a replace. What are the tag and index valuesfor the replace? (Format: tag, index)
14.g. ( 3.0 pts) When 4 bytes are accessed atthe address in Line #5, it is a _____ ?
a. hit
b. miss
c. replace
d. miss and replace
e. miss and hit