An NMOS transistor is connected in the bias circuit of Fig. 7.48(c), with V = 5 V and R, = 3 ks2. The transistor has V₁
Posted: Fri Jul 08, 2022 6:21 am
An NMOS transistor is connected in the bias circuit of Fig. 7.48(c), with V = 5 V and R, = 3 ks2. The transistor has V₁ = 1 V and k, = 2 mA/V². What bias current results? If a transistor for which k, is 50% higher is used, what is the resulting percentage increase in I?