Answer Happy

F= A'B' + A'BC'D + AB'C'D'
Complete the following blanks with correct Verilog keywords and statements for the optimized function derived from Q1(c): module moduleQ1 (F, A, B, C, D); A; B; C; D; input input input input output assign F endmodule F;