Given a 32-bit microprocessor has 16Kbyte cache. Assume that cache has a line size of four 32 bits words. Design (i) Dir
Posted: Fri Jul 01, 2022 5:46 am
Given a 32-bit microprocessor has 16Kbyte cache. Assume that cache has a line size of four 32 bits words. Design (i) Direct mapping cache organization. (ii) Associative mapping cache organization. (iii) 4-way Set Associative mapping cache organization. [10 Marks] [10 Marks] [10 Marks[