Verilog code
Posted: Sat Feb 19, 2022 3:26 pm
Verilog code
Hex to 7-seg En Decoder a_to_3 (3:0) Enable 1 16:0] Segments1 16:0) LOAD CLR load cir Register N-bits clk PULSE 1[3:0) SW mp CLK Pulse Generator clk OUTP CLK Hex to Counter up (3:0) En 7-seg Decoder Enable2 [6:0] Segments2 (6:0) clk Figure 4.9: design block diagram
- Verilog Code 1 (54.53 KiB) Viewed 63 times