Page 1 of 1
Question 44 5 pts Machine A has dual port DRAM system with the same clock for both piped and unpipelined architectures.
Posted: Fri Jan 21, 2022 8:46 am
by answerhappygod
- Question 44 5 Pts Machine A Has Dual Port Dram System With The Same Clock For Both Piped And Unpipelined Architectures 1 (31.35 KiB) Viewed 131 times
Question 44 5 pts Machine A has dual port DRAM system with the same clock for both piped and unpipelined architectures. Machine B has a single port DRAM system, but it's pipeline implementation has a 1.1 times faster clock rate. Consider Ideal CPI = 1 for both; what are their comparative speed ups when Memory Loads are 50% of the instructions executed? Comparative speed up is given by the following equation: Ideal CPI x Pipeline depth Cycle Time pipelined Speedup Ideal CPI + Pipeline stall CPI Cycle Time pipelined Speedup_B/Speedu_A = 1.5 Speedup B/Speedup A=1,36 O Speedup B/Speedup A - 1.18 Speedup A/ Speedup B = 1.36