Answer Happy

(a) (5%) Please draw the schematic of NAND type SR latch. (b) (5%) For a low power mobile phone design, the gated clock signal is chosen for reducing power consumption in data transitions. Please draw the schematic of DFF with a clock enabling function in the gate level.